Room temperature electroless plating copper seed layer process for damascene interlevel metal structures
Author:
Joseph P O’Kelly,Karen F Mongey,Yveline Gobil,Joaquin Torres,Patrick V Kelly,Gabriel M Crean
Publication:
Microelectronic Engineering
Copyright © 2000 Elsevier Science B.V. All rights reserved.