Junctionless SOI FinFET with advanced spacer techniques for sub-3 nm technology nodes
Author:
V. Bharath Sreenivasulu,Vadthiya Narendar
Publication:
AEU - International Journal of Electronics and Communications
© 2021 Elsevier GmbH. All rights reserved.